

## LP62S2048-I Series

## 256K X 8 BIT LOW VOLTAGE CMOS SRAM

#### **Features**

Power supply range: 2.7V to 3.3VAccess times: 70/100 ns (max.)

■ Current:

Low power version: Operating: 30mA (max.)

Standby: 50µA (max.)

Very low power version: Operating: 30mA (max.) Standby: 10μA (max.)

■ Full static operation, no clock or refreshing required

■ All inputs and outputs are directly TTL-compatible

Common I/O using three-state output

 Output enable and two chip enable inputs for easy application

■ Data retention voltage: 2V (min.)

 Available in 32-pin SOP, TSOP, TSSOP (8 X 13.4mm) and 36-pin CSP packages

#### **General Description**

The LP62S2048-I is a low operating current 2,097,152-bit static random access memory organized as 262,144 words by 8 bits and operates on a low power supply range: 2.7V to 3.3V. It is built using AMIC's high performance CMOS process.

Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

Two chip enable inputs are provided for POWER-DOWN and device enable and an output enable input is included for easy interfacing.

Data retention is guaranteed at a power supply voltage as low as 2V.

#### **Pin Configurations**


■ SOP



■ TSOP/(TSSOP)




■ CSP (Chip Size Package) 36-pin Top View



Pin No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Pin Name	A11	A9	A8	A13	WE	CE2	A15	vcc	A17	A16	A14	A12	A7	A6	A5	A4
Pin No.	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
Pin Name	АЗ	A2	A1	A0	I/O1	I/Oz	I/Os	GND	I/O4	I/Os	I/Os	I/O7	I/Os	CE1	A10	ŌĒ



## **Block Diagram**



## **Pin Description - SOP**

Pin No.	Symbol	Description
1 - 12, 23, 25 - 28, 31	A0 - A17	Address Inputs
13 - 15, 17 - 21	I/O1 - I/O8	Data Input/Outputs
16	GND	Ground
22	CE1	Chip Enable
24	ŌĒ	Output Enable
29	WE	Write Enable
30	CE2	Chip Enable
32 VCC		Power Supply

## Pin Descriptions - TSOP/TSSOP

Pin No.	Symbol	Description
1 - 4, 7, 9 - 20, 31	A0 - A17	Address Inputs
5	WE	Write Enable
6	CE2	Chip Enable
8	VCC	Power Supply
9	NC	No Connection
21 - 23, 25 - 29	I/O1 - I/O8	Data Input/Outputs
24	GND	Ground
30	CE1	Chip Enable
32	ŌĒ	Output Enable



## **Pin Description - CSP**

Symbol	Description	Symbol	Description
A0 - A17	Address Inputs	NC	No Connection
WE	Write Enable	I/O1 - I/O8	Data Input/Output
ŌĒ	Output Enable	VCC	Power Supply
CE1	Chip Enable	GND	Ground
CE2	Chip Enable		

## **Recommended DC Operating Conditions**

 $(T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCC	Supply Voltage	2.7	3.0	3.3	V
GND	Ground	0	0	0	V
Vih	Input High Voltage	2.0	-	VCC + 0.3	V
VIL	Input Low Voltage	-0.3	-	+0.6	V
CL	Output Load	-	-	30	pF
TTL	Output Load	-	-	1	-



#### **Absolute Maximum Ratings\***

#### \*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

#### **DC Electrical Characteristics** $(T_A = -40^{\circ}C \text{ to} + 85^{\circ}C, VCC = 2.7V \text{ to } 3.3V, GND = 0V)$

Symbol	Parameter	LP62S204	8-70LI/10LI	LP62S2048	-70LLI/10LLI	Unit	Conditions
		Min.	Max.	Min.	Max.		
lu	Input Leakage Current	-	1	-	1	μА	V <sub>IN</sub> = GND to VCC
	Output Leakage Current	-	1	1	1	μΑ	$\overline{CE1}$ = Vih or $\overline{CE2}$ = Vil or $\overline{OE}$ = Vih or $\overline{WE}$ = Vil Vivo = GND to VCC
lcc	Active Power Supply Current	-	3	-	3	mA	CE1 = VIL, CE2 = VIH
lcc1	Dynamic Operating	-	30	-	30	mA	Min. Cycle, Duty = 100%  CE1 = VIL, CE2 = VIH  II/O = 0mA
lcc2	Current	•	5	•	5	mA	CE1 = VIL, CE2 = VIH VIH = VCC, VIL = 0V f = 1 MHz, Ivo = 0mA



## **DC Electrical Characteristics (continued)**

Symbol	Parameter	LP62S2048-70LI/10LI		LP62S2048	-70LLI/10LLI	Unit	Conditions
		Min.	Max.	Min.	Max.		
lsв		-	0.5	-	0.5	mA	CE1 = VIH or CE2 =VIL
IsB1	Standby Power Supply Current	-	50	-	10	μΑ	CE1 ≥ VCC - 0.2V   Vin ≥ 0V
ISB2		-	50	-	10	μΑ	CE2 ≤ 0.2V Vin ≥ 0V
Vol	Output Low Voltage	-	0.4	-	0.4	V	loL = 2.1mA
Vон	Output High Voltage	2.2	-	2.2	-	V	loн = -1.0mA

#### **Truth Table**

Mode	CE1	CE2	ŌĒ	WE	I/O Operation	Supply Current
Standby	Н	Х	Х	Х	High Z	ISB, ISB1
	X	L	X	X	High Z	ISB, ISB2
Output Disable	L	Н	Н	Н	High Z	Icc, Icc1, Icc2
Read	L	Н	L	Н	Dout	lcc, lcc1, lcc2
Write	L	Н	Х	L	Din	lcc, lcc1, lcc2

Note: X = H or L

## **Capacitance** (T<sub>A</sub> = $25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter	Min.	Max.	Unit	Conditions
Cin*	Input Capacitance		6	pF	Vin = 0V
Cvo*	Input/Output Capacitance		8	pF	Vivo = 0V

<sup>\*</sup> These parameters are sampled and not 100% tested.



**AC Characteristics** (TA =  $-40^{\circ}$ C to +  $85^{\circ}$ C, VCC = 2.7V to 3.3V)


Symbol	Parameter	LP62S204	18-70LI/LLI	LP62S204	Unit		
-		Min.	Max.	Min.	Max.		
Read Cyc	le						
trc	Read Cycle Time		70	-	100	-	ns
taa	Address Access Time		-	70	-	100	ns
tace1	Chip Enable Access Time	CE1	-	70	-	100	ns
tACE2		CE2	-	70	-	100	ns
toe	Output Enable to Output Valid	•	-	35	-	50	ns
tcLz1	Chip Enable to Output in Low Z	CE1	10	-	10	-	ns
tcLZ2		CE2	10	-	10	-	ns
toLz	Output Enable to Output in Low Z	5	-	5	-	ns	
tcHZ1	Chip Disable to Output in High Z	CE1	0	25	0	35	ns
tcHZ2		CE2	0	25	0	35	ns
tонz	Output Disable to Output in High Z		0	25	0	35	ns
tон	Output Hold from Address Change		10	-	10	-	ns
Write Cyc	le						
twc	Write Cycle Time		70	-	100	-	ns
tcw	Chip Enable to End of Write		60	-	80	-	ns
tas	Address Setup Time		0	-	0	-	ns
taw	Address Valid to End of Write		60	-	80	-	ns
twp	Write Pulse Width		50	-	60	-	ns
twr	Write Recovery Time		0	-	0	-	ns
twnz	Write to Output in High Z		0	25	0	35	ns
tow	Data to Write Time Overlap		30	-	40	-	ns
tон	Data Hold from Write Time		0	-	0	-	ns
tow	Output Active from End of Write		5	-	5	-	ns

Notes: tcHz1, tcHz2, toHz, and twHz are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.




# **Timing Waveforms**


# Read Cycle 1 (1, 2, 4)



# Read Cycle 2 (1, 3, 4, 6)




# Read Cycle 3 (1, 4, 7, 8)





## **Timing Waveforms (continued)**

## Read Cycle 4 (1)




Notes: 1. WE is high for Read Cycle.

- 2. Device is continuously enabled  $\overline{CE1}$  = V<sub>IL</sub> and CE2 = V<sub>IH</sub>.
- 3. Address valid prior to or coincident with  $\overline{\text{CE1}}$  transition low.
- 4.  $\overline{OE} = VIL$
- 5. Transition is measured  $\pm 500$ mV from steady state. This parameter is sampled and not 100% tested.
- 6. CE2 is high.
- 7.  $\overline{CE1}$  is low.
- 8. Address valid prior to or coincident with CE2 transition high.



# **Timing Waveforms (continued)**


Write Cycle 1 <sup>(6)</sup> (Write Enable Controlled)





#### **Timing Waveforms (continued)**

# Write Cycle 2 (Chip Enable Controlled)



Notes: 1. tas is measured from the address valid to the beginning of Write.

- 2. A Write occurs during the overlap (twp) of a low  $\overline{\text{CE1}}$ , a high CE2 and a low  $\overline{\text{WE}}$ .
- 3. two is measured from the earliest of  $\overline{\text{CE1}}$  or  $\overline{\text{WE}}$  going high or CE2 going low to the end of the Write cycle.
- 4. If the  $\overline{\text{CE1}}$  low transition or the CE2 high transition occurs simultaneously with the  $\overline{\text{WE}}$  low transition or after the  $\overline{\text{WE}}$  transition, outputs remain in a high impedance state.
- 5. tcw is measured from the later of  $\overline{\text{CE1}}$  going low or CE2 going high to the end of Write.
- 6.  $\overline{OE}$  is continuously low. ( $\overline{OE} = V_{IL}$ )
- 7. Transition is measured  $\pm 500$ mV from steady state. This parameter is sampled and not 100% tested.



#### **AC Test Conditions**

Input Pulse Levels	0.4V to 2.4V
Input Rise and Fall Time	5 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load





Figure 2. Output Load for tcLz1, tcLz2, toHz, toLz, tcHz1, tcHz2, twHz, and tow

#### **Data Retention Characteristics** (TA = $-40^{\circ}$ C to $85^{\circ}$ C)


Symbol	Parameter		Min.	Max.	Unit	Conditions
Vdr1			2.0	3.3	V	CE1 ≥ VCC - 0.2V
VDR2	VCC for Data Retention		2.0	3.3	V	CE2 ≤ 0.2V,
ICCDR1		L-Version	-	20*	μА	$\frac{VCC = 2.0V,}{\overline{CE1} \ge VCC - 0.2V,}$
	Data Retention Current	LL-Version	-	5**		VIN ≥0V
ICCDR2		L-Version	-	20*	μА	VCC = 2.0V, CE2 ≤ 0.2V,
		LL-Version	-	5**		VIN ≥0V
tcdr	Chip Disable to Data Retention Time		0	-	ns	
tr	Operation Recovery Time		trc	-	ns	See Retention Waveform
tvr	VCC Rising Time from Data Retention Voltage to Operating Voltage		5	-	ms	



# Low VCC Data Retention Waveform (1) ( \overline{CE1} Controlled)



## Low VCC Data Retention Waveform (2) (CE2 Controlled)






# **Ordering Information**


Part No.	Access Time (ns)	Operating Current Max. (mA)	Standby Current Max. (mA)	Package
LP62S2048M-70LI		30	50	32L SOP
LP62S2048M-70LLI	70	30	10	32L SOP
LP62S2048V-70LI		30	50	32L TSOP
LP62S2048V-70LLI		30	10	32L TSOP
LP62S2048X-70LI		30	50	32L TSSOP
LP62S2048X-70LLI		30	10	32L TSSOP
LP62S2048U-70LI		30	50	36L CSP
LP62S2048U-70LLI		30	10	36L CSP
LP62S2048M-10LI		30	50	32L SOP
LP62S2048M-10LLI		30	10	32L SOP
LP62S2048V-10LI		30	50	32L TSOP
LP62S2048V-10LLI	100	30	10	32L TSOP
LP62S2048X-10LI		30	50	32L TSSOP
LP62S2048X-10LLI		30	10	32L TSSOP
LP62S2048U-10LI		30	50	36L CSP
LP62S2048U-10LLI		30	10	36L CSP




## SOP (W.B.) 32L Outline Dimensions

unit: inches/mm





See Detail F



Symbol	Dimensions in inches	Dimensions in mm	
Α	0.118 Max.	3.00 Max.	
A1	0.004 Min.	0.10 Min.	
A2	0.106±0.005	2.69±0.13	
b	0.016 +0.004	0.41 +0.10	
	-0.002	-0.05	
С	0.008 +0.004	0.20 +0.10	
	-0.002	-0.05	
D	0.805 Typ. (0.820 Max.)	20.45 Typ. (20.83 Max.)	
Е	0.445±0.010	11.30±0.25	
е	0.050 ±0.006	1.27±0.15	
<b>e</b> 1	0.525 NOM.	13.34 NOM.	
HE	0.556±0.010	14.12±0.25	
L	0.031±0.008	0.79±0.20	
LE	0.055±0.008	1.40±0.20	
S	0.044 Max.	1.12 Max.	
У	0.004 Max.	0.10 Max.	
θ	0° ~ 10°	0° ~ 10°	


#### Notes:

- 1. The maximum value of dimension D includes end flash.
- 2. Dimension E does not include resin fins.
- 3. Dimension e<sub>1</sub> is for PC Board surface mount pad pitch design reference only.
- 4. Dimension S includes end flash.



## TSOP 32L TYPE I (8 X 20mm) Outline Dimensions

unit: inches/mm



Symbol	Dimensions in inches	Dimensions in mm	
Α	0.047 Max.	1.20 Max.	
A1	0.004±0.002	0.10±0.05	
A2	0.039±0.002	1.00±0.05	
b	0.008±0.001	0.20±0.03	
С	0.006±0.001	0.15±0.02	
D	0.724±0.004	18.40±0.10	
Е	0.315±0.004	8.00±0.10	
е	0.020 TYP.	0.50 TYP.	
Нр	0.787±0.007	20.00±0.20	
L	0.020±0.004	0.50±0.10	
LE	0.031 TYP.	0.80 TYP.	
S	0.0167 TYP.	0.425 TYP.	
Y	0.004 Max.	0.10 Max.	
θ	0° ~ 6°	0° ~ 6°	


#### Notes:

- 1. The maximum value of dimension D includes end flash.
- 2. Dimension E does not include resin fins.
- 3. Dimension e<sub>1</sub> is for PC Board surface mount pad pitch design reference only.
- 4. Dimension S includes end flash.



## TSSOP 32L TYPE I (8 X 13.4mm) Outline Dimensions

unit: inches/mm



Symbol	Dimensions in inches	Dimensions in mm	
Α	0.049 Max.	1.25 Max.	
A1	0.002 Min.	0.05 Min.	
A2	0.039±0.002	1.00±0.05	
b	0.008±0.001	0.20±0.03	
С	0.006±0.0003	0.15±0.008	
E	0.315±0.004	8.00±0.10	
е	0.020 TYP.	0.50 TYP.	
D	0.528±0.008	13.40±0.20	
D1	0.465±0.004	11.80±0.10	
L	0.02±0.008	0.50±0.20	
LE	0.0266 Min.	0.675 Min.	
S	0.0109 TYP.	0.278 TYP.	
У	0.004 Max.	0.10 Max.	
θ	0° ~ 6°	0° ~ 6°	


#### Notes:

- 1. The maximum value of dimension D includes end flash.
- 2. Dimension E does not include resin fins.
- 3. Dimension e<sub>1</sub> is for PC Board surface mount pad pitch design reference only.
- 4. Dimension S includes end flash.



#### 36LD CSP (6 x 8 mm) Outline Dimensions

unit: mm



0	Dimensions in mm			
Symbol	MIN.	NOM.	MAX.	
Α	1.00	1.10	1.20	
A1	0.16	0.21	0.26	
A <sub>2</sub>	0.48	0.53	0.58	
D	5.80	6.00	6.20	
Е	7.80	8.00	8.20	
D1		3.75		
E1		5.25		
е		0.75		
b	0.25	0.30	0.35	

#### Note:

- THE BALL DIAMETER, BALL PITCH, STAND-OFF & PACKAGE THICKNESS ARE DIFFERENT FROM JEDEC SPEC MO192 (LOW PROFILE BGA FAMILY).
- 2. PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 3. DIMENSION b IS MEASURED AT THE MAXIMUM.
- 4. THEERE SHALL BE A MINIMUM CLEARANCE OF 0.25mm BETWEEN THE EDGE OF THE SOLDER BALL AND THE BODY EDGE.